

WHAT IS CLAIMED IS:

- 1 1. A semiconductor device comprising:
 - 2 a semiconductor chip provided with a circuit formation
 - 3 portion comprising a plurality of wiring insulating films stacked
 - 4 on top of each other in layers on a semiconductor substrate, and
 - 5 a multi-layer interconnection formed in said plurality of wiring
 - 6 insulating films,
 - 7 wherein one or more wiring trenches are formed in each of
 - 8 said plurality of wiring insulating films along a periphery of
 - 9 said semiconductor chip in such a manner as to surround said
 - 10 circuit formation portion,
 - 11 wherein in each of said one or more wiring trenches, a
 - 12 conductive layer made up of copper or a copper-based conductive
 - 13 material is buried via a first copper diffusion preventing film,
 - 14 in such a manner that the respective wiring trenches corresponding
 - 15 to each other in said plurality of wiring insulating films are
 - 16 connected with each other upwardly or downwardly, and
 - 17 wherein a second copper diffusion preventing film is formed
 - 18 between each of said plurality of wiring insulating films and an
 - 19 other one of said plurality of wiring insulating films being
 - 20 adjacent thereto upwardly or downwardly, in such a manner as to
 - 21 be connected with the corresponding first copper diffusion
 - 22 preventing film.
- 1 2. The semiconductor device according to claim 1, wherein
 - 2 said at least one conductive layer is connected to a diffusion
 - 3 region formed in said semiconductor substrate.

1 3. The semiconductor device according to claim 1, wherein
2 at least one of said plurality of wiring insulating films
3 comprises a low-dielectric constant film.

1 4. A semiconductor device comprising:
2 a semiconductor chip provided with a circuit formation
3 portion comprising a plurality of wiring insulating films stacked
4 on top of each other in layers on a semiconductor substrate, and
5 a multi-layer interconnection formed in said plurality of wiring
6 insulating films,
7 wherein at least one seal ring made of a conductive material
8 is formed along a periphery of said semiconductor chip so as to
9 surround said circuit formation portion, said at least one seal
10 ring being connected with said semiconductor substrate and being
11 buried in said plurality of wiring insulating films in such a
12 manner as to extend over said wiring insulating films.

1 5. A semiconductor device comprising:
2 a semiconductor chip provided with a circuit formation
3 portion comprising a plurality of wiring insulating films stacked
4 on top of each other in layers on a semiconductor substrate, and
5 a multi-layer interconnection formed in said plurality of wiring
6 insulating films,
7 wherein a plurality of seal rings each made of a conductive
8 material is formed along a periphery of said semiconductor chip
9 so as to surround said circuit formation portion, said seal ring
10 beings connected with said semiconductor substrate and being
11 buried in said plurality of wiring insulating films in such a
12 manner as to extend over said wiring insulating films, and

13 wherein one or more slit-like notches are formed at
14 specified positions in said plurality of seal rings in such a
15 manner that the respective slit-like notches in two seal rings
16 being adjacent to each other are not aligned.

1 6. The semiconductor device according to claim 4, wherein,
2 said at least one seal ring comprises a damascene wiring structure
3 as well as said multi-layer interconnection of said circuit
4 formation portion.

1 7. The semiconductor device according to claim 6, wherein
2 said damascene wiring structure comprises a single damascene
3 wiring structure.

1 8. The semiconductor device according to claim 6, wherein
2 said damascene wiring structure comprises a dual damascene wiring
3 structure.

1 9. The semiconductor device according to claim 6, wherein
2 said damascene wiring structure comprises a combination of a
3 single damascene wiring structure and a dual damascene wiring
4 structure.

1 10. The semiconductor device according to claim 4, wherein
2 said at least one seal ring is connected to a diffusion region
3 formed in said semiconductor substrate.

1 11. The semiconductor device according to claim 4, wherein
2 said at least one seal ring is connected via a contact to a

3 diffusion region formed in said semiconductor substrate, said
4 contact and said diffusion region being formed so as to match
5 approximately said at least one seal ring in shape.

1 12. The semiconductor device according to claim 4, wherein
2 said at least one seal ring is connected via a contact to a
3 diffusion region formed in said semiconductor substrate, said
4 contact and said diffusion region being formed without matching
5 said at least one seal ring.

1 13. The semiconductor device according to claim 4, wherein
2 said at least one seal ring comprises copper or a copper-based
3 conductive material.

1 14. The semiconductor device according to claim 4, wherein
2 at least one of said plurality of wiring insulating films
3 comprises a low-dielectric constant film.

1 15. A method for manufacturing a semiconductor device
2 comprising:

3 a semiconductor chip provided with a circuit formation
4 portion comprising a plurality of wiring insulating films stacked
5 on top of each other in layers on a semiconductor substrate, and
6 a multi-layer interconnection formed in said plurality of wiring
7 insulating films, said method comprising:

8 a first step for forming a diffusion region on said
9 semiconductor substrate and then forming a first wiring
10 insulating film on said semiconductor substrate to form a
11 plurality of first wirings in said first wiring insulating film

12 so as to surround said circuit formation portion and be connected
13 respectively with said diffusion region;

14 a second step for forming a second wiring insulating film
15 on said plurality of first wirings and said first wiring
16 insulating film, and then forming a plurality of via wirings in
17 said second wiring insulating film so as to surround said circuit
18 formation portion and be connected respectively with the
19 corresponding first wiring; and

20 a third step for forming a third wiring insulating film on
21 said via wirings and said second wiring insulating film, and then
22 forming a plurality of second wirings in said third wiring
23 insulating film so as to surround said circuit formation portion
24 and be connected respectively with the corresponding via wiring.

1 16. The method for manufacturing a semiconductor device
2 according to claim 15, wherein said second step and said third
3 step are repeated alternately, hereby forming sequentially a
4 third insulating film wherein a plurality of third wirings is
5 buried, and a subsequent insulating film wherein a plurality of
6 subsequent wirings is buried.

1 17. The semiconductor device manufacturing method
2 according to claim 15, wherein when forming said plurality of
3 first wiring, said plurality of via wirings and said plurality
4 of second wirings to form a plurality of seal rings, one or more
5 slit-like notches are formed at specified positions on each of
6 the plurality of seal rings.

1 18. A method for manufacturing a semiconductor device

2 comprising:

3 a semiconductor chip provided with a circuit formation
4 portion comprising a plurality of wiring insulating films stacked
5 on top of each other in layers on a semiconductor substrate, and
6 a multi-layer interconnection formed in said plurality of wiring
7 insulating films, the method comprising:

8 a first step for forming a diffusion region on said
9 semiconductor substrate and then forming a first wiring
10 insulating film on said semiconductor substrate to form a
11 plurality of first wirings in said first wiring insulating film
12 so as to surround said circuit formation portion and be connected
13 respectively with said diffusion region; and

14 a second step for forming a second wiring insulating film
15 on said plurality of first wirings and said first wiring
16 insulating film and forming sequentially a third wiring
17 insulating film on said second wiring insulating film, and then
18 forming simultaneously a plurality of via wirings in said second
19 wiring insulating film and a plurality of second wirings in said
20 third wiring insulating film, so as to surround said circuit
21 formation portion and be respectively connected with the
22 corresponding first wiring.

1 19. The method for manufacturing a semiconductor device
2 according to claim 18, wherein said second step is repeated,
3 hereby forming sequentially a third insulating film wherein a
4 plurality of third wirings is buried, and a subsequent insulating
5 film wherein a plurality of subsequent wirings is buried.

1 20. The semiconductor device manufacturing method

2 according to claim 18, wherein said second step, after said second
3 wiring insulating film and said third wiring insulating film are
4 formed sequentially on said plurality of first wirings and said
5 first wiring insulating film, comprises a step of forming
6 simultaneously a plurality of wiring trenches in said third wiring
7 insulating film and a plurality of via wiring trenches in said
8 second wiring insulating film, a plurality of wiring trenches each
9 communicate with the corresponding via wiring trench.

1 21. The semiconductor device manufacturing method
2 according to claim 18, wherein when forming said plurality of
3 first wirings, said plurality of via wirings and said plurality
4 of second wirings to form a plurality of seal rings, one or more
5 slit-like notches are formed at specified positions on each of
6 the plurality of seal rings.

1 22. A semiconductor device comprising:

2 a semiconductor chip provided with a circuit formation
3 portion comprising a plurality of wiring insulating films stacked
4 on top of each other in layers on a semiconductor substrate, and
5 a multi-layer interconnection formed in said plurality of wiring
6 insulating films,

7 wherein an assembly pad, a characteristics evaluation pad,
8 or a screening evaluation pad each are formed on a surface of said
9 semiconductor substrate in such a manner to be electrically
10 connected to said circuit formation portion, and

11 wherein at least one seal ring made of a conductive material
12 is formed in such a manner as to surround said assembly pad, said
13 characteristics evaluation pad, or said screening evaluation pad,

14 said at least one seal ring being connected with said
15 semiconductor substrate and extending over said wiring insulating
16 films.

1 23. The semiconductor device according to claim 22,
2 wherein, at least one bottomed seal ring, being not connected with
3 said semiconductor substrate, is formed in such a manner as to
4 surround said assembly pad, said characteristics evaluation pad,
5 or said screening evaluation pad.

1 24. The semiconductor device according to claim 22,
2 wherein said at least one seal ring comprises a damascene wiring
3 structure.

1 25. The semiconductor device according to claim 23,
2 wherein said at least one bottomed seal ring comprising a
3 damascene wiring structure.

1 26. A semiconductor device comprising:
2 a semiconductor chip provided with a circuit formation
3 portion comprising a plurality of wiring insulating films stacked
4 on top of each other in layers on a semiconductor substrate, and
5 a multi-layer interconnection formed in said plurality of wiring
6 insulating films,

7 wherein a plurality of fuse elements for each replacing a
8 defective circuit element therewith is provided on a surface of
9 said semiconductor substrate in such a manner as to be
10 electrically connected with said circuit formation portion, and
11 wherein at least one seal ring each made of a conductive

12 layer is formed in such a manner as to surround said plurality
13 of fuse elements, said at least one seal ring being connected with
14 said semiconductor substrate and extending over said plurality
15 of wiring insulating films.

1 27. The semiconductor device according to claim 26,
2 wherein, at least one bottomed seal ring, being not connected with
3 said semiconductor substrate, is formed in such a manner as to
4 surround said plurality of fuse elements.

1 28. The semiconductor device according to claim 26,
2 wherein said at least one seal ring comprises a damascene wiring
3 structure.

1 29. The semiconductor device according to claim 27,
2 wherein said at least one bottomed seal ring comprises a damascene
3 wiring structure.